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Texas Instruments 65 nm CMOS SRAM
4 Mbit memory
1.2 V operating voltage
Irradiations about two axes








SRAM layout produces alternating columns of wells


















SEU cross section varies little with orientation
SEU cross section for all bit upsets













MBU cross section changes with orientation













Size is defined as the number of affected rows or columns
MBU dimension ≡
 
affected rows x affected columns
Wells run along the columns
Examples



















































































The shape of MBU events depends on orientation





































































































































































Heavy ion irradiations have been performed
SEU varies little with angle of ion incidence
MBU depend on the device orientation
The MBU response depends on the well orientation of the 
device
MRED simulation of an omni-directional GEO environment 
shows the MBU response to be a combination of response 
from different orientations 
Testing and simulation must account for multiple 
orientations
